Translation of Drawings

```
<u>FIG. 1</u>
        NONE;
  5
        FIG. 2
        transistor N1;
        transistor N2;
        FIG. 3 to FIG. 7
        410
                   phase adjusting device;
10
        FIG. 8
        1
                   in case that initial offset is not applied;
        2 ·
                   incase that initial offset is applied;
        VC
                   clamp voltage;
        VF
                   forward-direction voltage of stray diode;
15
        VK
                   source voltage;
        VA1
                   initial substrate potential in case that initial offset is not applied;
        VA2
                   initial substrate potential in case that initial offset is applied;
        VQ
                   shift voltage by initial offset;
                   substrate bias;
20
        FIG. 9
        NONE
        FIG. 10
        412
                   counter;
        414
                   latch;
25
        420
                   adder;
                   differential output (positive);
        b
                   differential output (negative);
                   correction value;
        <u>FIG. 11</u>
30
        432
                   adding-and-subtracting circuit;
        434
                   latch;
        420
                   adder;
        a
                   differential output (positive);
        b
                   differential output (negative);
35
```

```
FIG. 12
        442
                  counter;
        424
                  latch;
  5
        420
                  adder;
                  differential output (positive);
        a
       b
                  differential output (negative);
       FIG. 13
        452
                  adding-and-subtracting circuit;
10
        454
                  latch;
       420
                  adder;
                  differential output (positive);
                  differential output (negative);
       b
       FIG. 14
15
       462
                  counter;
       463, 464 latch;
       420, 354 adder;
                  differential output (positive);
       b
                  differential output (negative);
20
       FIG. 15
       472
                  adding-and-subtracting circuit;
       473, 474 latch;
       420, 475 adder;
                  differential output (positive);
25
       b
                  differential output (negative);
       FIG. 16
       487
                  edge detecting circuit;
       482
                  adding-and-subtracting circuit;
       483, 484 latch;
30
       420, 485 adder;
                  differential output (positive);
       a
       b
                  differential output (negative);
```

```
FIG. 17
        492
                  counter;
        494, 495 latch;
  5
        420, 496 adder;
                  differential output (positive);
        a
        b
                  differential output (negative);
        FIG. 18
        702
                  adding-and-subtracting circuit;
10
        704, 705 latch;
        420, 706 adder;
                  differential output (positive);
        b
                  differential output (negative);
        FIG. 19
15
        712
                  counter;
        713, 714 latch;
        420, 717 adder;
                  differential output (positive);
        b
                  differential output (negative);
20
        FIG. 20
        722
                  adding-and-subtracting circuit;
        723, 724 latch;
        420, 727 adder;
                  differential output (positive);
25
       b
                  differential output (negative);
       FIG. 21
        732
                  counter;
       733, 734 latch;
       420, 735 adder;
30
       421
                  subtracter;
                  differential output (positive);
       a
       b
                  differential output (negative);
```

```
FIG. 22
       742
                 adding-and-subtracting circuit;
       743, 744 latch;
 5
       420, 745 adder;
       421
                 subtracter;
                 differential output (positive);
                 differential output (negative);
       b
       FIG. 23
10
       752
                 counter;
       754, 755 latch;
       420, 756 adder;
       421
                 subtracter;
                 differential output (positive);
15
       b
                 differential output (negative);
       FIG. 24
       762
                 adding-and-subtracting circuit;
       764, 765 latch;
       420, 766 adder;
20
       421
                 subtracter;
                 differential output (positive);
       b
                 differential output (negative);
```